A CMOS Image Readout Circuit with On-Chip Defective Pixel Detection and Correction

Sensors (Basel). 2023 Jan 13;23(2):934. doi: 10.3390/s23020934.

Abstract

Images produced by CMOS sensors may contain defective pixels due to noise, manufacturing errors, or device malfunction, which must be detected and corrected at early processing stages in order to produce images that are useful to human users and image-processing or machine-vision algorithms. This paper proposes a defective pixel detection and correction algorithm and its implementation using CMOS analog circuits, which are integrated with the image sensor at the pixel and column levels. During photocurrent integration, the circuit detects defective values in parallel at each pixel using simple arithmetic operations within a neighborhood. At the image-column level, the circuit replaces the defective pixels with the median value of their neighborhood. To validate our approach, we designed a 128×128-pixel imager in a 0.35μm CMOS process, which integrates our defective-pixel detection/correction circuits and processes images at 694 frames per second, according to post-layout simulations. Operating at that frame rate, our proposed algorithm and its CMOS implementation produce better results than current state-of-the-art algorithms: it achieves a Peak Signal to Noise Ratio (PSNR) and Image Enhancement Factor (IEF) of 45 dB and 198.4, respectively, in images with 0.5% random defective pixels, and a PSNR of 44.4 dB and IEF of 194.2, respectively, in images with 1.0% random defective pixels.

Keywords: defective pixel; detection and correction algorithms; image sensor; integrated circuit; intelligent readout circuit.

MeSH terms

  • Algorithms*
  • Humans
  • Image Enhancement* / methods
  • Image Processing, Computer-Assisted
  • Noise
  • Signal-To-Noise Ratio