A sub-nJ CMOS ECG classifier for wireless smart sensor

Annu Int Conf IEEE Eng Med Biol Soc. 2017 Jul:2017:3840-3843. doi: 10.1109/EMBC.2017.8037694.

Abstract

Body area sensor networks hold the promise of more efficient and cheaper medical care services through the constant monitoring of physiological markers such as heart beats. Continuously transmitting the electrocardiogram (ECG) signal requires most of the wireless ECG sensor energy budget. This paper presents the analog implantation of a classifier for ECG signals that can be embedded onto a sensor. The classifier is a sparse neural associative memory. It is implemented using the ST 65 nm CMOS technology and requires only 234 pJ per classification while achieving a 93.6% classification accuracy. The energy requirement is 6 orders of magnitude lower than a digital accelerator that performs a similar task. The lifespan of the resulting sensor is 191 times as large as that of a sensor sending all the data.

MeSH terms

  • Electrocardiography
  • Heart Rate
  • Signal Processing, Computer-Assisted
  • Wireless Technology*