A 2 × 2 bit multiplier is designed by the use of a butterfly interconnection network. The butterfly topology is also used to design a sequential flip-flop and a multibit parallel-in parallel-out shift register.