Design and characterization of a p+/n-well SPAD array in 150nm CMOS process: erratum

Abstract

An erratum is presented to correct a reference mistake in Table 1 in Sect. 4 of [Opt. Express25, 12765 (2017)].